×
  • VHDL: a logic synthesis approach

    David Naylor

Click on cover to enlarge.
8 - 9Hours to read